

An Empirical Large-Signal Model for SiC MESFETs With Self-Heating Thermal Model

Kelvin S. Yuk, *Student Member, IEEE*, and George R. Branner, *Life Member, IEEE*

Abstract—An empirical large-signal model for high-power microwave silicon-carbide MESFETs capable of predicting self-heating thermal behavior is presented. A generalized drain-current equation based on pulsed-gate *IV* characteristics measuring up to 2 A and 58 V is presented along with its dependence on temperature. A thermal subcircuit with a nonlinear thermal resistance characterized by a dc method is used to model the temperature behavior of the device. The effect of substrate trapping is modeled as a gate–source voltage correction. The complete drain-current model accurately predicts pulsed-gate and pulsed-gate-and-drain *IV* characteristics for various quiescent biases, as well as static *IV* characteristics. The complete large-signal model is shown to accurately predict *S*-parameters, large-signal output, and input reflected power across biases and frequencies, and third-order intermodulation products.

Index Terms—MESFET, model, nonlinear, self-heating, silicon-carbide (SiC), thermal.

I. INTRODUCTION

RESEARCH IN silicon-carbide microwave devices and circuits has been growing rapidly. Devices such as silicon-carbide (SiC) MESFETs are becoming a viable solution to the growing demands of robust high-power microwave applications and have become increasingly competitive with other high-power technologies like GaN. Some of the advantages of SiC MESFETs are its high power density and high drain–source breakdown voltage, making it ideal for high-power applications.

The typical application for SiC MESFETs is in high-power narrowband and broadband amplifiers. A number of SiC MESFET amplifiers have been demonstrated [1] and SiC MESFET amplifiers generating greater than 30 W at high frequencies have been reported [2]. Other circuits that have been developed using SiC MESFETs include mixers and oscillators [3], [4] and this demonstrates the potential to combine high gain and power output with signal-processing functionality. Design of such circuits requires the availability of an accurate large-signal active device model.

Some recent empirical large-signal SiC MESFET models based on the work of Angelov *et al.* [5]–[7] have been reported in [8]–[12]. The model in [8] has shown excellent drain-current and capacitance modeling results. It has also been shown to accurately predict the large-signal power output of a specific

amplifier implementation. Models presented in [9]–[11] also accurately predict small-signal performance and power output for lower power GaN and SiC MESFET devices by using a modified Chalmer’s model. The work in [12] has demonstrated accurate modeling of both output and input reflected harmonic power for three harmonics by using a simple topology and a single drain-current model based on pulsed-gate-and-drain *IV* characteristics.

One of the challenges in developing a large-signal SiC MESFET model valid over various biases is modeling the self-heating that arises from the high-power nature of the device. Numerous studies have been performed to characterize and model bias-dependent thermal effects by using dynamic *IV* measurements [13]–[18]. Some of the techniques have employed the integration of static biases into drain-current models [13]–[16], while others have characterized thermal behavior of the device [17] and applied changes in temperature directly to circuit model parameters based on dissipated power [9]–[11], [18]. In this study, we employ a combination of these techniques to develop a model that utilizes a well-defined thermal model and trapping correction that accurately predicts pulsed, dc, and RF characteristics over various quiescent biases. It is the authors’ opinion that none of the previous work stated has demonstrated such modeling performance over the high-voltage, high-current, and high-power ranges as that presented in this study. The integration of dispersion effects in the model is vital in predicting the large-signal behavior of SiC MESFETs.

This paper presents an empirical large-signal model utilizing Cree Inc.’s CRF-24010 10-W silicon-carbide MESFET [19]. The unmatched SiC MESFET is packaged in a 440166 package with a flange and measures approximately 14.09 mm × 4.19 mm × 3.43 mm with a junction to case thermal resistance of 5.6 C/W [19]. A large-signal model for this device is also available from the manufacturer [20], but little technical information about it is known other than it is based on a modified Curtice-cubic model [21]. The model presented in this paper can accurately predict pulsed-gate, pulsed-gate-and-drain, and static *IV* characteristics over a large range of biases by employing a self-heating thermal model and gate–voltage correction that accounts for trapping. The model is also shown to predict the small- and large-signal output and input reflected RF behavior over different biases. The model can also predict RF output and input reflected power over a moderate frequency band, as well as third-order intermodulation products under large-signal drive.

In Section II, the large-signal model is presented. A generalized drain-current model is described and implemented

Manuscript received April 08, 2008; revised July 12, 2008. First published October 24, 2008; current version published November 07, 2008. This work was supported in part by the Aerospace Corporation.

The authors are with the Department of Electrical and Computer Engineering, University of California at Davis, Davis, CA 95616 USA (e-mail: ksyuk@ucdavis.edu; branner@ece.ucdavis.edu).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TMTT.2008.2005922




Fig. 1. Large-signal model schematic with self-heating thermal subcircuit.

into a simple large-signal model topology. The thermal model predicting changes in the SiC MESFET junction temperature and its effect on the drain current is described. The gate-source voltage correction accounting for dispersion due to substrate trapping is presented. The complete model including nonlinear current source, small-signal parasitics, nonlinear capacitances, junction diodes, and thermal circuit is implemented in the Agilent ADS software package. In Section III, the fidelity of the model is verified by comparing measured and modeled pulsed-gate and pulsed-gate-and-drain IV characteristics under various quiescent bias conditions, as well as static IV characteristics. The performance of the model is also verified by comparing model predictions against measured small-signal S -parameters, large-signal harmonics for various biases and against frequency, and third-order intermodulation products. Conclusions are given in Section IV.

II. MODEL DESCRIPTION

The large-signal model with included thermal subcircuit is shown in Fig. 1.

In all measurements presented here, the SiC MESFET was mounted on an aluminum plate fastened to a heat sink and cooling fan for temperature reduction. The model is seen to be composed of package parasitics and nonlinear elements: I_{ds} , the drain-source current, D_{gs} , the gate-source diode, D_{gd} , the gate-drain diode, C_{gs} , the gate-source capacitance, C_{gd} , the gate-drain capacitance, and the drain-source capacitance, C_{ds} .

A. Large-Signal Drain-Current Modeling

Although the original Chalmers drain-current model [5] assumes separability of V_{gs} and V_{ds} terms and straight linear dependencies on V_{ds} , more recent work by the same group has shown a strong interdependence of I_{ds} parameters on both V_{gs} and V_{ds} . This appears necessary to accurately model high-power devices that exhibit significant self-heating and current dispersion [9]–[11].

In devices such as high-power SiC MESFETs, it is especially important to model the nonlinear relationships between I_{ds} and V_{gs} across the entire range of V_{ds} in both saturation and linear

regimes. Such an expansive fit requires functions of adequate generality, which can be tailored for the particular device of interest. The drain-current model employed in this study is presented in (1) as follows and is a variation of the Chalmers model [5]–[7]:

$$\begin{aligned}
 I_{ds} &= I_{pk} k_{th} (1 + \tanh(\psi)) \\
 \psi &= P_1 (V_{gs_{eff}} - V_{pk}) + P_2 (V_{gs_{eff}} - V_{pk})^2 \\
 &\quad + \dots + P_N (V_{gs_{eff}} - V_{pk})^N \\
 P_1 &= (Q_{01} + Q_{11} V_{ds} + \dots \\
 &\quad + Q_{M1} V_{ds}^M) \tanh(\alpha_{P1} V_{ds}) + P_{10} \\
 P_2 &= (Q_{02} + Q_{12} V_{ds} + \dots \\
 &\quad + Q_{M2} V_{ds}^M) \tanh(\alpha_{P2} V_{ds}) + P_{20} \\
 &\quad \vdots \\
 P_N &= (Q_{0N} + Q_{1N} V_{ds} + \dots \\
 &\quad + Q_{MN} V_{ds}^M) \tanh(\alpha_{PN} V_{ds}) + P_{N0}. \quad (1)
 \end{aligned}$$

Here, the P_n parameters of the power series describing the V_{gs} dependence are each a power series expansion of V_{ds} multiplied by a $\tanh(\alpha V_{ds})$ term and shifted by P_{n0} , the bias independent term of P_n . The parameter V_{pk} is normally the V_{gs} value at the peak transconductance gm_{pk} . Although gm_{pk} can vary with V_{ds} in HEMT devices [5], this variation is not strong in SiC MESFETs, except in the low V_{ds} regime and is accounted for by the use of the P_{n0} and $\tanh(\alpha_{Pn} V_{ds})$ terms for each P_n parameter.

Since the SiC MESFET does not present a bell-shaped transconductance by the same mechanism as in HEMTs, gm_{pk} loses its usual meaning [5]. Therefore, it is necessary to select a certain V_{pk} such that the drain-current model can be used effectively. For the model presented here, V_{pk} is chosen at the maximum transconductance point found within the available IV dataset, which occurs at $V_{gs} = 0.5$ V, the highest available gate-source bias. The dataset presented here is large and allows the selection of V_{pk} just below the onset of forward conduction of the gate-source diode. The subsequent I_{pk} values are defined by the I_{ds} corresponding to $V_{pk} = 0.5$ V across the V_{ds} bias range [12]. Although I_{pk} as a function of V_{ds} can be table based in the absence of self-heating, it is modeled here using the expression

$$\begin{aligned}
 I_{pk}(T_0) &= (J_3 V_{ds}^3 + J_2 V_{ds}^2 + J_1 V_{ds} + J_0) \\
 &\quad \times \tanh(\alpha_{Ipk} V_{ds}) \quad (2)
 \end{aligned}$$

where the J_n and α_{Ipk} values are fitting parameters.

In characterizing the SiC MESFET, a multiplicity of pulsed-gate IV measurements were taken to obtain the device's performance in the absence of any static self-heating conditions. The IV characteristics of the device were measured from $V_{gs} = -11.0$ V to 0.5 V in 0.5-V steps and $V_{ds} = 0$ V to 58 V in 2-V steps with a quiescent gate bias of $V_{gsq} = -11.0$ V using a pulsewidth of 100 ns and pulse period of 400 ms. The pulse parameters are carefully chosen here to prevent the onset of dispersion during the pulsed state and sufficient relaxation of the dynamic device behavior between pulses [22].




Fig. 2. Pulsed-gate IV characteristics at $V_{gsq} = -11.0$ V, $V_{gs} = -11.0$ V to 0.5 V in 0.5-V steps, $V_{ds} = 0$ V to 58 V in 2-V steps. Measured (circles) and modeled (solid lines).

TABLE I
PARAMETERS OF DRAIN-SOURCE CURRENT MODEL

Q_{41}	Q_{40}	α_{p4}	P_{40}
1.3891e-6	-244.43e-6	62.717e-3	-256.11e-6
Q_{31}	Q_{30}	α_{p3}	P_{30}
-925.45e-9	-607.70e-6	107.26e-3	443.88e-6
Q_{11}	Q_{10}	α_{p1}	P_{10}
-302.75e-6	172.53e-3	147.32e-3	27.988e-3

The modeled versus measured pulsed-gate IV values are shown in Fig. 2. These computed results show that, for a large range of biases, the formulation is extremely effective at modeling the pulsed-gate IV characteristics with zero static power dissipation. The parameters used to realize the model are presented in Table I. All other Q_{nm} and P_{no} parameters are equal to zero.

B. Thermal Modeling and the Effect on Drain Current

It is important to consider the thermal behavior of the device when developing a generalized model since the quiescent bias point will substantially affect its performance. The equivalent-circuit model for the thermal behavior of the device was previously shown in Fig. 1 [8]. This circuit approximates the temperature and thermal charging and discharging of the device according to the expression

$$T = T_0 + \Delta T' = T_0 + \Delta T(1 - \exp(-t/\tau)) \quad (3)$$

where T is the temperature, T_0 is the ambient temperature, $\Delta T = R_{th}P_{diss}$ is the change in temperature, and $\tau = R_{th}C_{th}$ is the thermal time constant.

There exist a number of approaches for extracting the non-linear thermal resistance R_{th} , which relates the junction temperature to the dissipated power [23]–[28]. In the approach used here, R_{th} was extracted from dc forward bias gate–source diode




Fig. 3. Thermal resistance R_{th} versus dissipated power up to 27 W. Measured (\times) and modeled (solid line).

TABLE II
PARAMETERS OF THERMAL RESISTANCE MODEL

R_2	ϕ_2	R_1	ϕ_1	R_0
41.0187	10.9999	60.1912	2.18674	6.60522

current measurements, which were performed over a range of static drain–source voltages in a manner similar to that in [17] and [23]. The technique provides values for R_{th} characterized over various dissipated powers.

The thermal resistance measured up to 27 W is shown in Fig. 3 and modeled by

$$R_{th}(P_{diss}) = R_2 \exp(-P_{diss}/\phi_2) + R_1 \exp(-P_{diss}/\phi_1) + R_0 \quad (4)$$

where R_0 is a constant term, R_1 and R_2 are the coefficients of the first and second exponential terms, respectively, and ϕ_1 and ϕ_2 are the decay constants of the first and second exponentials, respectively. The extracted model parameters are provided in Table II. The thermal resistance saturates as P_{diss} increases due to the saturation of the junction temperature at around 570 K.

Integration of the self-heating effects can be done primarily by modifying the Ipk equation according to the change in temperature in [7]. Here, the temperature-dependent Ipk_{th} is written as

$$Ipk_{th} = Ipk(T) = \frac{Ipk(T_0)}{1 + K_{Ipk}\Delta T'} \quad (5)$$

where $Ipk(T_0)$ is Ipk with no self-heating, $\Delta T'$ is the time-dependent temperature change computed by the thermal circuit, and K_{Ipk} is a fitting parameter. Equation (5) is mathematically equivalent to the relationship presented in [7], but is written in this form to emphasize the fact that Ipk will generally decrease as temperature increases. A bias-dependent term K_{Ipk} is used to satisfy the above equation for all quiescent biases and can




Fig. 4. I_{pk} versus V_{ds} for $V_{gsq} = -11.0$ V to -3.0 V in 0.5-V steps. Measured (\circ) and modeled (solid lines).

take the form of a table or an analytical expression. Here, the expression used for K_{Ipk} is

$$\begin{aligned} K_{Ipk} &= K_{Ipk1}V_{dsq} + K_{Ipk0} \\ K_{Ipkn} &= K_{Ipkn\max}(1 - (-1)^n \tanh(\psi_{Ipkn})) \\ \psi_{Ipkn} &= C_{n1}(V_{gsq} - V_{gsqIpkn}) \\ &\quad + C_{n3}(V_{gsq} - V_{gsqIpkn})^3, \quad n = 0, 1 \end{aligned} \quad (6)$$

where K_{Ipkn} , $K_{Ipkn\max}$, C_{n1} , C_{n3} , and $V_{gsqIpkn}$ are fitting parameters.

This thermal relationship is applied to I_{pk} at $V_{pk} = 0.5$ V for static gate biases of $V_{gsq} = -11.0$ V to -3.0 V in 0.5-V steps from $V_{ds} = 0$ V to 58 V in 2-V steps. The resulting I_{pk} values at these quiescent biases are shown in Fig. 4. Comparing the modeled versus measured data, it is observed that the relationship described by (6) is valid and effective for the modeling of the thermal effects on I_{pk} .

In addition to I_{pk} , the P_n parameters will also vary with temperature, though its effect on I_{ds} as a function of self-heating is not as pronounced as that of I_{pk} . P_n is modified as a function of temperature using the following relationship [10]:

$$P_{nth} = P_n(1 + K_{Pn}\Delta T') \quad (7)$$

where K_{Pn} is similar in function as K_{Ipk} described above, but can be formulated using a simpler expression.

The transient change in I_{ds} from one temperature to another will follow the same exponential temperature response described in (3). Therefore, once R_{th} is known, τ and the thermal capacitance C_{th} can be approximated from transient pulsed-gate I_{ds} behavior measured over long pulse durations. A C_{th} value of 4.20 mF was extracted from a long pulsed-gate transient measurement of I_{ds} with a pulsewidth of 2 ms for $V_{gsq} = -11.0$ V pulsed to -3.0 V at $V_{ds} = 55$ V.




Fig. 5. Comparison between two pulsed-gate-and-drain IV measurements. Measurements at quiescent point of $V_{gsq} = -3.0$ V and $V_{dsq} = 30$ V (circles) and $V_{gsq} = -6.0$ V and $V_{dsq} = 48$ V (crosses). Quiescent points are identified as solid dots.

C. Dispersion Due to Trapping

Pulsed-gate IV responses can be used to characterize the thermal behavior of the SiC device using a relatively small number of IV datasets. However, pulsed-gate-and-drain IV characteristics provide a better prediction of large-signal behavior at a given operating point. To incorporate the effects of steady-state substrate trapping, a gate-source voltage correctional term is incorporated in the drain-current model presented in this paper. This enables the model to accurately predict both pulsed-gate and pulsed-gate-and-drain IV characteristics.

It has been shown that dispersion due to traps in SiC MESFETs is due primarily to substrate traps [29], which are the main focus here. A Nanometrics DiVA Dynamic I - V Analyzer [30] was used to measure the pulsed-gate-and-drain IV characteristics of the SiC MESFET using 200-ns pulses separated by 1 ms. Two sets of pulsed-gate-and-drain IV characteristics, one biased at $V_{gsq} = -3$ V and $V_{dsq} = 48$ V and the other biased at $V_{gsq} = -6$ V and $V_{dsq} = 48$ V are compared in Fig. 5. The device dissipates approximately 25 W at both quiescent biases and shows very similar drain-current characteristics implying that dynamic substrate trapping behavior is not present [29], [31]. This means that only steady-state trapping affects the drain-current performance when using pulse durations of 200 ns or less.

In this study, the effect of steady-state trapping has already been included in the drain-current model derivation based on pulsed-gate IV characteristics. Therefore, an adjustment of the effective gate-source voltage based on the pulsed and quiescent drain biases can be formulated by writing

$$V_{gs\text{eff}} = V_{gs} + \alpha_{\text{trap}}(V_{ds} - V_{dsq}) \quad (8a)$$

and

$$\alpha_{\text{trap}} = \alpha_{\text{trap1}}V_{dsq} + \alpha_{\text{trap0}} \quad (8b)$$

where V_{gs} is the instantaneous gate-source voltage, V_{ds} is the instantaneous drain-source voltage, V_{dsq} is the quiescent drain-source voltage, and α_{trap0} and α_{trap1} are fitting parameters. Equation (8a) is a modified version of that found in [31] and [32] in that the calculation of the backgate voltage has been

TABLE III
SMALL-SIGNAL PARASITIC PARAMETERS

R _g	R _d	R _s	C _{pgd}
0.35868 Ω	1.2269 Ω	0.59765 Ω	0.00000 pF
L _g	L _d	L _s	C _{pg} / C _{pd}
737.84 pH	673.36 pH	44.700 pH	0.76778 pF

bypassed for a direct computation of the substrate trapping effect on the effective gate–source voltage. Good results can be achieved by making α_{trap} a linear function of the quiescent drain voltage, as shown in (8b).

The comparison of modeled and measured pulsed-gate-and-drain *IV* characteristics are provided in Section III.

D. Parasitics and Capacitance Modeling

The extrinsic small-signal model parameters are extracted based on standard methods using statically biased *S*-parameter measurements [33], [34]. The extrinsic capacitances are extracted from pinched field-effect transistor (FET) *S*-parameters, while the extrinsic inductances and resistances are extracted using cold-FET *S*-parameter measurements. The parameter values for these parasitics are provided in Table III. The intrinsic device parameters were extracted from hot-FET *S*-parameter measurements taken with the device biased in the active region for V_{gs} values ranging from -10 to -5 V in 1-V steps and V_{ds} from 0 to 60 V in 2-V steps. The intrinsic C_{gs} , C_{gd} , C_{ds} , g_m , and g_{ds} are extracted from each set of hot-FET *S*-parameters and placed in a full small-signal model such that there is good agreement between the measured and modeled responses. The extracted values for the voltage-dependent capacitors C_{gs} , C_{gd} , and C_{ds} are then modeled using the Chalmers capacitance model and implemented into Agilent Technologies' Advanced Design System (ADS) in the form of charge equations [7].

E. Diode Modeling

The characteristics of the gate–source and gate–drain diodes in forward conduction are modeled using the standard diode equation. The saturation currents and thermal voltages of the diodes are extracted by measuring the device in forward conduction [35]. These forward conduction gate current measurements are also used to assist in the extraction of the parasitic gate, drain, and source resistances, as described by [35].

III. EXPERIMENTAL MODEL VERIFICATION

In this section, the performance of the drain-current model is compared with measured pulsed-gate *IV* characteristics at four different quiescent gate biases, with pulsed-gate-and-drain *IV* characteristics at three different quiescent biases, and finally with static *IV* characteristics. To validate the RF performance of the model, it is compared with measured *S*-parameter data to verify the small-signal accuracy, and measured output and input reflected power data for the first three harmonics to verify the

large-signal accuracy. The RF performance of the device is measured and modeled at two different biases to exemplify the broad range of validity. Additionally, comparisons with large-signal measurements as a function of frequency and with measurements of third-order intermodulation products obtained from a two-tone test are used to validate the fidelity of the model.

A. Pulsed-Gate *IV*, Pulsed-Gate-and-Drain *IV*, and Static *IV* Characteristics

The pulsed-gate *IV* measurements described in Section II were conducted for quiescent gate biases from $V_{\text{gsq}} = -11.0$ V to -3.0 V and used for verification of the thermal model and its effect on the drain current. The pulsed behavior of the model is computed using transient simulations and the resulting pulsed-gate *IV* curves for $V_{\text{gsq}} = -9.0$ V, -7.0 V, -5.0 V, and -3.0 V are given in Figs. 6–9, respectively. According to these results, the large-signal model with thermal circuit is capable of closely reproducing the pulsed-gate *IV* behavior. These curves serve to illustrate the efficacy of the thermal portion of the model. The model modifies the drain current at zero static power dissipation, as was shown in Fig. 2, into the respective drain current at static power dissipations defined by the quiescent bias.

The performance of the model is also validated by comparing pulsed-gate-and-drain *IV* data with model predictions computed using transient simulations. The modeled and measured pulsed-gate-and-drain *IV* characteristics are shown in Figs. 10–12 for quiescent biases at $V_{\text{gsq}} = 0$ V, $V_{\text{dsq}} = 0$ V, at $V_{\text{gsq}} = -3$ V, $V_{\text{dsq}} = 30$ V, and at $V_{\text{gsq}} = -6$ V, $V_{\text{dsq}} = 48$ V, respectively. The results demonstrate that there is good agreement between the model output and measurements. Furthermore, this validates the trapping dispersion relationship developed in Section II in which the effective gate–source voltage modification permits the drain-current model derived from pulsed-gate *IV* characteristics to also predict pulsed-gate-and-drain *IV* characteristics.

In addition to the dynamic *IV* characteristics shown in Figs. 6–12, the model can also predict static *IV* curves. The measured versus modeled static *IV* characteristics from $V_{\text{gs}} = -11.0$ V to -3.0 V, $V_{\text{ds}} = 0$ V to 58 V are given in Fig. 13. Again, this demonstrates the validity of the temperature-dependent drain-current model presented in this study.

B. Small-Signal *S*-Parameters

The *S*-parameters of Cree Inc.'s SiC MESFET were measured over a range of bias points from $V_{\text{gs}} = -10$ V to -5 V in 1-V steps for $V_{\text{ds}} = 0$ V to 60 V in 2-V steps utilizing an HP 8510B vector network analyzer employing a microstrip thru-reflect-line (TRL) calibration from 0.1 to 4.0 GHz. The *S*-parameters of the model compared with measured data for representative biases of $V_{\text{gs}} = -10$ V, $V_{\text{ds}} = 55$ V and $V_{\text{gs}} = -7$ V, $V_{\text{ds}} = 55$ V are shown in Fig. 14. An examination of these plots reveals a close agreement between the measured and modeled data, thus verifying the functionality of the model when employed in a small-signal mode.

To achieve good agreement between modeled and measured *S*-parameters, many large-signal models use two drain-current




Fig. 6. Pulsed-gate IV characteristics at $V_{gsq} = -9.0$ V, $V_{gs} = -11.0$ V to 0.5 V in 0.5-V steps, $V_{ds} = 0$ V to 58 V in 2-V steps. Measured (o) and modeled (solid lines).




Fig. 8. Pulsed-gate IV characteristics at $V_{gsq} = -5.0$ V, $V_{gs} = -11.0$ V to 0.5 V in 0.5 V steps, $V_{ds} = 0$ V to 58 V in 2-V steps. Measured (o) and modeled (solid lines).




Fig. 7. Pulsed-gate IV characteristics at $V_{gsq} = -7.0$ V, $V_{gs} = -11.0$ V to 0.5 V in 0.5-V steps, $V_{ds} = 0$ V to 58 V in 2-V steps. Measured (o) and modeled (solid lines).




Fig. 9. Pulsed-gate IV characteristics for $V_{gsq} = -3.0$ V, $V_{gs} = -11.0$ V to 0.5 V in 0.5-V steps, $V_{ds} = 0$ V to 58 V in 2-V steps. Measured (circles) and modeled (solid lines).

sources. One source models the dc drain current and the other operates at RF frequencies to compensate for differences between g_m and g_{ds} derived at dc and those derived from S -parameters [7]. The RF current source provides supplementary current such that g_m and g_{ds} are accurate under RF conditions, but this requires additional circuit characterization.

In this model, a single drain-current source based on pulsed-gate IV characteristics and adapted for predicting pulsed-gate and pulsed-gate-and-drain IV characteristics is used. According to the comparison with S -parameter data, this current source along with appropriately modeled parasitic elements can accurately predict the small-signal behavior of the device without using an RF current generator.

C. Output and Input Reflected Harmonic Power Versus Incident Power and Versus Bias

The fidelity of the power performance of the model is verified by comparing its output and input reflected predictions with measured power data. The transmitted output and input reflected power of the device at $f_o = 2$ GHz over an available power range from 21 to 40 dBm in 1-dBm steps for two biases, $V_{gsq} = -10.0$ V, $V_{ds} = 55$ V and $V_{gsq} = -7.0$ V, $V_{ds} = 55$ V, are simulated and compared with measured data as shown in Figs. 15 and 16, respectively.

According to the output power characteristics shown in Figs. 15 and 16, the model provides a very good prediction of the output power for the first three harmonics for the two representative gate biases. In addition, the input power reflected




Fig. 10. Pulsed-gate-and-drain IV characteristics at $V_{gsq} = 0$ V, $V_{dsq} = 0$ V. The bias range is $V_{gs} = -15.0$ V to -2.0 V in 1-V steps, $V_{ds} = 0$ V to 50 V in 2-V steps. Measured (\circ), modeled (solid lines), and quiescent point (dot).




Fig. 11. Pulsed-gate-and-drain IV characteristics at $V_{gsq} = -3$ V, $V_{dsq} = 48$ V. The bias range is $V_{gs} = -15.0$ V to 0 V in 1-V steps, $V_{ds} = 0$ V to 50 V in 2-V steps. Measured (\circ), modeled (solid lines), and quiescent point (dot).




Fig. 12. Pulsed-gate-and-drain IV characteristics at $V_{gsq} = -6$ V, $V_{dsq} = 48$ V. The bias range is $V_{gs} = -15.0$ V to 0 V in 1-V steps, $V_{ds} = 0$ V to 50 V in 2-V steps. Measured (\circ), modeled (solid lines), and quiescent point (dot).

from the gate for the first three harmonics also shows good agreement with the measured data, as shown in Figs. 15 and 16. The input reflected power measurements can be used to




Fig. 13. Static IV characteristics for $V_{gs} = -11.0$ V to -3.0 V in 0.5-V steps, $V_{ds} = 0$ V to 58 V in 2-V steps. Measured (\circ) and modeled (solid lines).




Fig. 14. S -parameters at $V_{gs} = -10$ V, $V_{ds} = 55$ V and $V_{gs} = -7.0$ V, $V_{ds} = 55$ V from $f = 0.1$ to 4.0 GHz. Measured (\circ) and modeled (solid lines).

compute the actual power delivered into the device, which may be helpful in understanding and improving the efficiency of high power circuits.

Measuring and characterizing the harmonic power generation at both ports provides a better understanding of the device nonlinearities such as the terminal impedances and harmonic generation under large-signal excitation. The power measurements are of the unmatched device and not of a particular amplifier implementation, which further establishes this as a general device model.

Under large-signal continuous wave (CW) drive, the device will experience an increased static drain current due to large-signal nonlinearities and clipping. As a result, the static drain current rises with increasing incident RF power. This




Fig. 15. Input reflected and output power versus P_{avs} at $f_o = 2$ GHz for three harmonics at $V_{gs} = -10$ V, $V_{ds} = 55$ V. Measured (symbols) and modeled (solid lines).




Fig. 16. Input reflected and output power versus P_{avs} at $f_o = 2$ GHz for three harmonics at $V_{gs} = -7$ V, $V_{ds} = 55$ V. Measured (symbols) and modeled (solid lines).




Fig. 17. Static drain current versus P_{avs} at $f_o = 2$ GHz for two biases of $V_{gsq} = -10$ V, $V_{ds} = 55$ V and $V_{gsq} = 7$ V, $V_{ds} = 55$ V. Measured (symbols) and modeled (solid lines).

effect leads to changes in the static dissipated power, and thus, creates variations in device temperature. A well-developed thermal model is necessary to predict this change in static drain current. The modeled and measured static drain current versus incident power from 21 to 40 dBm is shown in Fig. 17 for the biases of $V_{gs} = -10$ V, $V_{ds} = 55$ V and $V_{gs} = -7$ V, $V_{ds} = 55$ V. The model shows good agreement with the measured data signifying that it is capable of predicting the changes in static I_{ds} with increasing RF drive power and the saturation of static I_{ds} at high power levels.




Fig. 18. Output power versus V_{gs} for $V_{ds} = 55$ V with an incident power of $P_{avs} = 33$ dBm. Measured (symbols) and modeled (solid lines).




Fig. 19. Output power versus V_{ds} for $V_{gs} = -7$ V with an incident power of $P_{avs} = 33$ dBm. Measured (symbols) and modeled (solid lines).




Fig. 20. Input reflected and output power versus frequency with an incident power of $P_{avs} = 37$ dBm over a 20% fractional bandwidth centered at $f_o = 2$ GHz for three harmonics at $V_{gs} = -8$ V, $V_{ds} = 55$ V. Measured (symbols) and modeled (solid lines).

Additional characterization of the large-signal behavior of the device versus bias was performed in which the output power is measured across gate-source and drain-source voltages. The output power curves are shown as a function of V_{gs} and V_{ds} in Figs. 18 and 19, respectively. The model shows good agreement with the measured data for three harmonics.

D. Large-Signal Power Versus Frequency

The large-signal performance of the model versus frequency has been assessed over a moderate band of frequencies. Fig. 20 shows modeled and measured data over a frequency range which covers the GSM 1800, GSM 1900, CDMA 1900, WCDMA 1900, and WCDMA 2100 commercial communications bands. This represents a range of 20% fractional




Fig. 21. Input reflected and output fundamental and third-order intermodulation products with $f_1 = 2$ GHz and $f_2 = 2.0001$ GHz at $V_{gs} = -8$ V, $V_{ds} = 55$ V. Measured (symbols) and modeled (solid lines).

bandwidth centered around 2 GHz with the device biased at $V_{gs} = -8$ V and $V_{ds} = 55$ V. A perusal of the data and model computations demonstrates the efficacy of the model in predicting output and input reflected power for three harmonics over this frequency range.

E. Third-Order Intermodulation Distortion

The third-order intermodulation distortion of the device has been characterized using a two-tone test, which was conducted on the device with $f_1 = 2$ GHz and $f_2 = 2.0001$ GHz over an incident power range of 10 to 27 dBm per tone with the device biased at $V_{gs} = -8.0$ V, $V_{ds} = 55$ V. Since the device is unmatched, significant third-order intermodulation products will be generated at both the output and input reflected ports. The measurement and modeled third-order intermodulation power is shown in Fig. 21. According to the data and simulated output, the model is capable of accurately predicting both output and input reflected third-order intermodulation products.

IV. CONCLUSION

A large-signal model for SiC MESFETs with a self-heating thermal model has been presented. A generalized current equation based on the Chalmers model, a thermal relationship, and a trapping correctional model has been presented. The drain-current model has demonstrated the ability to model pulsed-gate IV characteristics and pulsed-gate-and-drain IV characteristics under various quiescent biases, as well as static IV characteristics. The large-signal model has been implemented in Agilent Technologies' ADS and can accurately predict the small-signal S -parameters and the large-signal output and input reflected power of the device for three harmonics across bias and frequency. The large-signal model has also demonstrated the model's capability in predicting third-order intermodulation distortion.

ACKNOWLEDGMENT

The authors would like to thank Dr. I. Angelov, Chalmers University of Technology, Göteborg, Sweden, for his suggestions, and Dr. A. Sayed, Berlin University of Technology, Berlin, Germany, Dr. D. McQuate, Clear Stream Technologies, Fulton, CA, Dr. G. Anderson, Clear Stream Technologies, and

Dr. W. Martin, The Aerospace Corporation, El Segundo, CA, for their generous contributions and support of this work.

REFERENCES

- [1] A. Sayed, "Ultra wideband 5 W hybrid power amplifier design using silicon carbide MESFETs," M.S. thesis, Tech. Univ. Berlin, Berlin, Germany, 2005.
- [2] R. A. Sadler, S. T. Allen, W. L. Pribble, T. S. Alcorn, J. J. Sumakeris, and J. W. Palmour, "SiC MESFET hybrid amplifier with 30-W output power at 10 GHz," in *IEEE/Cornell High Performance Devices Conf.*, Aug. 2000, pp. 173–177.
- [3] K. Andersson, V. Desmaris, J. Eriksson, N. Rorsman, and H. Zirath, "C-band linear resistive wide bandgap FET mixers," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2003, vol. 2, pp. 1303–1306.
- [4] Z. D. Schwartz and G. E. Ponchak, "1-GHz, 200/spl deg/C, SiC MESFET Clapp oscillator," *IEEE Microw. Wireless Compon. Lett.*, vol. 15, no. 11, pp. 730–732, Nov. 2005.
- [5] I. Angelov, H. Zirath, and N. Rorsman, "A new empirical nonlinear model for HEMT and MESFET devices," *IEEE Trans. Microw. Theory Tech.*, vol. 40, no. 12, pp. 2258–2266, Dec. 1992.
- [6] I. Angelov, L. Bengtsson, and M. Garcia, "Extensions of the Chalmers nonlinear HEMT and MESFET model," *IEEE Trans. Microw. Theory Tech.*, vol. 44, no. 10, pp. 1664–1674, Oct. 1996.
- [7] I. Angelov, N. Rorsman, J. Stenarson, M. Garcia, and H. Zirath, "An empirical table-based FET model," *IEEE Trans. Microw. Theory Tech.*, vol. 47, no. 12, pp. 2350–2357, Dec. 1999.
- [8] A. Sayed and G. Boeck, "An empirical large signal model for silicon carbide MESFETs," in *Gallium Arsenide and Other Semicond. Appl. Symp.*, Oct. 2005, pp. 313–316.
- [9] I. Angelov, V. Desmaris, K. Dymefors, P. A. Nilsson, N. Rorsman, and H. Zirath, "On the large-signal modeling of AlGaIn/GaN HEMTs and SiC MESFETs," in *Gallium Arsenide and Other Semicond. Appl. Symp.*, Oct. 3–4, 2005, pp. 309–312.
- [10] I. Angelov, A. Inoue, T. Hirayama, D. Schreurs, and J. Verspecht, "On the modelling of high frequency and high power limitations of FETs," in *INMMiC Workshop*, Rome, Italy, Nov. 15–16, 2004, p. 4.
- [11] I. Angelov, K. Andersson, D. Schreurs, D. Xiao, N. Rorsman, V. Desmaris, M. Sudow, and H. Zirath, "Large-signal modelling and comparison of AlGaIn/GaN HEMTs and SiC MESFETs," in *Asia-Pacific Microw. Conf.*, Dec. 12–15, 2006, pp. 279–282.
- [12] K. Yuk and G. R. Branner, "A simplified, empirical large-signal model for SiC MESFETs," in *Eur. Microw. Integr. Circuits Conf.*, Oct. 2007, pp. 44–47.
- [13] F. Filicori *et al.*, "Empirical modeling of low-frequency dispersive effects due to traps and thermal phenomena in III–V FET's," *IEEE Trans. Microw. Theory Tech.*, vol. 43, no. 12, pp. 2972–2981, Dec. 1995.
- [14] T. Fernandez, Y. Newport, J. Zamanillo, A. Tazon, and A. Mediavilla, "Extracting a bias-dependent large signal MESFET model from pulsed IV measurements," *IEEE Trans. Microw. Theory Tech.*, vol. 44, no. 3, pp. 372–378, Mar. 1996.
- [15] T. Fernandez, J. A. Garcia, A. Tazon, A. Mediavilla, J. C. Pedro, and J. L. Garcia, "Accurately modeling the drain to source current in recessed gate P-HEMT devices," *IEEE Electron Device Lett.*, vol. 20, no. 11, pp. 557–559, Nov. 1999.
- [16] M. Chaibi, T. Fernandez, J. Rodriguez-Tellez, J. L. Cano, and M. Aghoutane, "Accurate large-signal single current source thermal model for GaAs MESFET/HEMT," *Electron. Lett.*, vol. 43, no. 14, Jul. 5, 2007.
- [17] A. Hammache, G. Brassard, M. Bouchard, F. Beauregard, C. Akyel, and F. M. Ghannouchi, "Thermal characterization of MESFETs using I - V pulsed and DC measurements," in *IEEE Instrum. Meas. Technol. Conf.*, May 1997, pp. 664–667.
- [18] M. Guyonnet, R. Sommet, R. Quere, and G. Bouisse, "Non-linear electro thermal model of LDMOS power transistor coupled to 3D thermal model in a circuit simulator," in *34th Eur. Microw. Conf.*, Oct. 2004, vol. 2, pp. 573–576.
- [19] "CRF24010 10 W SiC RF power MESFET datasheet," Cree Inc., Durham, NC, 2007. [Online]. Available: <http://www.cree.com/products/pdf/CRF24010.pdf>
- [20] "Large signal models for Cree SiC MESFETs," Cree Inc., Durham, NC, 2005. [Online]. Available: http://www.sekitech.co.jp/product/compo/pdf/CREE_Lightboxes_24x36.pdf
- [21] R. Pengelly, "A comparison between class E power amplifiers employing LDMOS FETs and SiC MESFETs," in *Proc. Wireless Microw. Technol. Conf.*, Apr. 15, 2004. [Online]. Available: <http://www.cree.com/products/pdf/A%20Comparison%20between%20Class%20E%20Power%20Amplifiers%20employing%20LDMOS%20FETs%20and%20SiC%20MESFETs.pdf>

- [22] P. Ladbroke, *Pulsed I(V) Measurement of Semiconductor Devices*. Bend, OR: Accent Opt. Technol., 2005, pp. 1–9, 1–18.
- [23] H. Fukui, "Thermal resistance of GaAs field-effect transistors," in *Int. Electron Devices Meeting*, 1980, vol. 26, pp. 118–121.
- [24] D. Estreich, "A DC technique for determining GaAs MESFET thermal resistance," *IEEE Trans. Compon., Hybrids, Manuf. Technol.*, vol. 12, no. 4, pp. 675–679, Dec. 1989.
- [25] N. Bovolon, P. Baureis, J.-E. Muller, P. Zwicknagl, R. Schultheis, and E. Zanoni, "A simple method for the thermal resistance measurement of AlGaAs/GaAs heterojunction bipolar transistors," *IEEE Trans. Electron Devices*, vol. 45, no. 8, pp. 1846–1848, Aug. 1998.
- [26] S. Marsh, "Direct extraction technique to derive the junction temperature of HBT's under high self-heating bias conditions," *IEEE Trans. Electron Devices*, vol. 47, no. 2, pp. 288–291, Feb. 2000.
- [27] J. C. J. Paasschens, S. Harmsma, and R. van der Toorn, "Dependence of thermal resistance on ambient and actual temperature," *Bipolar/BiCMOS Circuits Technol.*, pp. 96–99, Sep. 2004.
- [28] I. Angelov and C. Karnfelt, "Direct extraction techniques for thermal resistance of MESFET and HEMT devices," in *IEEE Radio Freq. Integr. Circuits Symp.*, Jun. 2007, pp. 351–354.
- [29] D. Siriex, D. Barataud, R. Sommet, O. Noblanc, Z. Ouarch, C. Brylinski, J. P. Teyssier, and R. Quere, "Characterization and modeling of nonlinear trapping effects in power SiC MESFETs," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2000, vol. 2, pp. 765–768.
- [30] "DiVA [dynamic I–V analyzer]," Nanometrics, Gyeonggi-Do, Korea, 2008. [Online]. Available: <http://www.nanometrics.co.kr/products/DiVA.html>
- [31] Z. Ouarch, J. M. Collantes, J. P. Teyssier, and R. Quere, "Measurement based nonlinear electrothermal modelling of GaAs FET with dynamical trapping effects," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 1998, vol. 2, pp. 599–602.
- [32] K. Kunihiro and Y. Ohno, "A large-signal equivalent circuit model for substrate-induced drain-lag phenomena in HJFETs," *IEEE Trans. Electron Devices*, vol. 43, no. 9, pp. 1336–1342, Sep. 1996.
- [33] R. Anholt, *Electrical and Thermal Characterization of MESFETs, HEMTs, and HBTs*. Boston, MA: Artech House, 1995, pp. 36–44.
- [34] G. Dambrine, A. Cappy, F. Heliodore, and E. Playez, "A new method for determining the FET small-signal equivalent circuit," *IEEE Trans. Microw. Theory Tech.*, vol. 36, no. 7, pp. 1151–1159, Jul. 1988.
- [35] H. Fukui, "Determinations of the basic parameters of a GaAs MESFET," *Bell Syst. Tech. J.*, vol. 58, no. 3, pp. 771–797, Mar. 1979.

Kelvin S. Yuk (S'01) was born in Oakland, CA. He received the B.S. and M.S. degrees in electrical engineering from the University of California at Davis, in 2001 and 2004, respectively, and is currently working toward the Ph.D. degree in microwave engineering at the University of California at Davis.

He has interned at the Lawrence Livermore National Laboratory. He is currently with the Microwave Devices and Systems Laboratory, University of California at Davis. His research interests include microwave high-power device and circuit research and integrated circuits.

George R. Branner (S'71–M'71–LM'02) was born in Middletown, OH. He received the B.S. degree (with honors) from Ohio University, Athens, in 1959, the M.S. degree from The Ohio State University, Columbus, in 1962, both in electrical engineering, and the Ph.D. degree in electrical engineering from the University of Santa Clara, Santa Clara, CA, in 1973.

From 1963 to 1965, he did advanced graduate studies in linear systems and network theory with the Polytechnic Institute of Brooklyn, Brooklyn, NY. He was with Wright Patterson Air Force Base and the Sylvania Electric Company, where he was involved with microwave multipliers, amplifiers, and systems analysis. From 1969 to 1978, he was with ESL Inc., Sunnyvale, CA, where he developed computer-oriented techniques for precise analysis and design of complex microwave systems and for broadband varactor multipliers and parametric amplifiers. He has performed microwave circuit design and developed techniques for synthesis of active and distributed networks, and performed radar systems analysis and communications system synthesis. From 1978 to 1981, he was with Argosystems, Sunnyvale, CA, where he performed extensive system design and modeling of antennas and microwave stripline signal processing systems. He returned to ESL Inc. from 1981 to 1985, and performed in-depth modeling and design of microwave stripline mode-former networks for angle of arrival (AOA) systems, performed studies on the properties of rectangular shielded chambers, and researched self-oscillating microwave mixers in conjunction with the University of California at Davis. From 1985 to 1988, he was a part-time employee with Avantek Inc., Santa Clara, CA, where he developed RF circuit and system models and software for microwave design and managed an engineering design center. From 1972 to 1987, he was a Part-Time Associate Professor with the Department of Electrical and Computer Engineering, University of California at Davis, where, in 1987, he joined on a full-time basis, and where he is currently a Full Professor. His recent research interests include modeling of FET/HEMT devices for large signal/nonlinear operation, active RF/microwave frequency multipliers, and array antennas.

Dr. Branner is a member of Tau Beta Pi, Eta Kappa Nu, and Sigma Xi.